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Abstract—Very small electromechanical coupling coefficient in
micro-electromechanical systems (MEMS) or acoustic resonators
is quite of a concern for oscillator performance, specially at
mmWave frequencies. This small coefficient is the manifestation
of the small ratio of motional capacitance to static capacitance
in the resonators. This work provides a general solution to
overcome the problem of relatively high static capacitance at
mmWave frequencies and presents analysis and design techniques
for achieving extremely low phase noise and a very high figure-
of-merit (FoM) in an on-chip MEMS resonator based mmWave
oscillator. The proposed analysis and techniques are validated
with design and simulation of a 30 GHz oscillator with MEMS
resonator having quality factor of 10,000 in 14 nm GF technology.
Post layout simulation results show that it achieves a phase noise
of -132 dBc/Hz and FoM of 217 dBc/Hz at offset of 1 MHz.
Keywords—Oscillator, MEMS, mmWave, phase noise, RFT.
I. INTRODUCTION
Increasing demands of smaller foot-print for multi-channel
integration and reduced bill-of-material (BoM) in wireless
communication technologies, such as 5G, seek low power
radio frequency (RF) transceivers with monolithic resonators
as compared to the conventional bulky off-chip crystals. For
multi-channel integration, where large arrays of transceivers
are used on the same chip, local carrier generation in each
transceiver is desirable than distributing a common clock over
entire chip in order to reduce the clock routing power and
have better control over the phases of the RF carriers used for
channel integration. Power can be further saved if RF carriers
are generated without using a phase lock loop (PLL) in each
transceiver. However, problem with PLL-less RF synthesis is
the compromised phase noise, which requires alternate low
phase noise techniques. With the advancements in the MEMS
technologies and recently reported high-frequency, high-Q (>
1, 000) resonators [1]-[3], it seems possible to build low phase
noise PLL-free oscillators with on-chip MEMS resonators for
direct RF generation even at mmWave frequencies.
Fig. 1 shows the ButterworthVan Dyke model of a MEMS
resonator, where Rm, Lm and Cm are termed as motional
resistance, inductance and capacitance, respectively. C0 is the
static capacitance due to the device structure and geometry
at the driving and sensing ports. Table I lists parameters
of few resonators. Usually MEMS resonators have very low
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Fig. 1. Butterworth Van Dyke model of MEMS resonator
TABLE I
ELECTRICAL PARAMETERS OF DIFFERENT RESONATORS
Frequency Q Rm Lm Cm C0 |XC0 |
|XC0 |
Rm
45 MHz 105 12.3 Ω 4.4 mH 2.895 fF 4 pF 884 Ω ≈ 72
(Quartz)[4]
400 MHz 16,400 14 Ω 97.5 µH 1.594 fF 2.1 pF 190 Ω ≈ 13
(SAW)[5]
2.4 GHz 1600 1.04 Ω 107.2 nH 38.99 fF 1.29 pF 51.3 Ω ≈ 50
(FBAR)[2]
30 GHz 10,000 332 Ω 17.59 µH 1.6 aF 16 fF 331 Ω ≈ 1
(RFT) †
†This work
electromechanical coupling coefficient kt2 (= Cm/C0), which
signifies a low efficiency of energy transfer between electrical
and mechanical domains. At mmWave frequencies, C0 exacer-
bates the problem of low kt2, which can lead to higher phase
noise and lower figure-of-merit (FoM) of the oscillator, if not
addressed appropriately.
In this work, towards the goal of building low phase noise
mmWave oscillator with on-chip high-Q MEMS resonator, we
present: 1) design challenges due to C0 and their general so-
lutions, 2) theoretical analysis for fundamental limits of phase
noise and FoM and 3) general design technique to achieve high
FoM. To validate the proposed analysis and design approach, a
30 GHz oscillator is designed and simulated in 14-nm Global
Foundry (GF) process. While the important insights presented
in this work are shown with a high-Q Resonant FinFET (RFT)
MEMS device [3], they can be applied in general for building
extremely low phase noise mmWave oscillator with any high-
Q monolithic MEMS resonator.
This paper is organized as follows. Section II presents the
design details of 30 GHz MEMS resonator used in this work.
Sections III and IV, discuss the challenges due to C0 and
their solutions, respectively. Section V presents the analysis for
fundamental phase noise and FoM limits with general design
technique. Section VI presents the implementation details with
simulation results followed by the conclusion of the paper.
II. RFT : MMWAVE MEMS RESONATOR
Fig. 2(a) depicts the cross sectional view of a unit cell of
the 30 GHz RFT MEMS resonator. An acoustic waveguide
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Fig. 2. (a) Cross-sectional view of a unit cell of the 30 GHz RFT resonator
showing the drive and sense transducers along with the interleaved skipped
fins for satisfying DRC requirements (b) zoomed-in view of the cross section
depicting the physical origin of the capacitance C0 (c) mechanical mode
shape showing regions of maximum (red) and minimum (blue) stress in the
x-direction (d) frequency domain FEM simulation result depicting the x-stress
in the sense transistor fins
capable of sustaining mechanical modes of vibration is created
by repeating this unit cell in the x-direction. In order to confine
the waveguide mode of interest in the fin region, back end of
Line (BEOL) metal layers are used as Bragg reflectors. Each
unit cell consists of separate, 3-fin drive and sense MOSCAPs
(= 2C0) in which the gate and the shorted source-drain form
the two plates of the capacitor as shown in Fig. 2(b). The drive
MOSCAPs are used as capacitive transducers for actuation,
which are biased in the accumulation region for maximizing
the transduction efficiency. Moreover, multiple drive units
connected in parallel are needed for efficient electromechanical
coupling, which results in a large C0.
The mode shape of RFT is shown in Fig. 2(c) depicting
the alternating polarity of the mechanical stress in the x-
direction at each fin. A Finite Element Method (FEM) analysis
based simulation yields the x-stress in the fins of the sense
MOSCAPs with the maximum occurring at the resonance
frequency of 30.3 GHz as shown in Fig. 2(d). Capacitive
sensing is employed at the sense MOSCAPs which are also
biased in the accumulation region. The sense capacitance gets
modulated by the mechanical vibration in the resonant cavity
and the corresponding signal generated is read out.
To obtain the maximum strength of the output signal from
the sense MOSCAPs, C0 needs to be as large as possible.
The resonator performance thus places a limit on the value
of C0 which cannot be reduced without severely degrading
the transduction efficiency of both the drive as well as sense
transducers. C0 is evaluated to be 16 fF through an AC
simulation of the layout extracted netlist of the RFT device.
III. CHALLENGES IN OSCILLATOR DESIGN DUE TO C0 AT
MMWAVE FREQUENCIES
Electrical model of the RFT device is shown in Fig. 3(a). It
exhibits two resonance modes - series and parallel. The series
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Fig. 3. (a) Oscillator depiction with RFT, (b) impedance vs frequency plots
for RFT’s electrical model shown in (a)
(fs) and parallel (fp) resonant frequencies are defined in Eq.
(1) [6].
fs =
1
2pi
√
LmCm
; fp = fs
{
1 +
Cm
2C0
}
(1)
Impedance (ZAB) across the resonator and its phase (φZAB )
can be given by the equations (2) and (3), respectively.
ZAB =
(1− ω2LmCm) + jωRmCm
−ω2RmCmC0 − j{ω3LmCmC0 − ω(Cm + C0)} (2)
φZAB = pi + tan
−1 ωRmCm
(1− ω2LmCm) −
tan−1
ω3LmCmC0 − ω(Cm + C0)
ω2RmCmC0
(3)
As depicted in Fig. 3(a), oscillators with MEMS resonator are
conventionally built with a negative resistance in a close loop
at fs or fp, where φZAB = 0° and resonator behaves as a
resistor [6]. However, at mmWave frequencies C0 poses some
challenges discussed below, which makes it impossible to build
oscillators by directly applying the conventional methods.
a) Non-zero phase: From Eq. 3, by equating φZAB to
0°, following condition (4) is obtained.
C0 =
Cm(ω
2LmCm − 1)
ω2Rm
2Cm
2 + (ω2LmCm − 1)2
(4)
From (4) and the motional parameters of RFT device shown
in table I, value of C0 required for 0° phase shift at 30 GHz is
about 1.6 fF. However, this small value of C0 is not feasible
as explained earlier in section II. Magnitude and phase of the
30 GHz RFT device are also plotted in Fig. 3(b), which shows
that the impedance is capacitive near 30 GHz and the resonator
does not provide 0° phase shift and therefore, it can not be
directly used to build an oscillator.
b) Signal loss at mmWave frequencies: As shown in the
table I, while static capacitance C0 reduces as frequency in-
creases, XC0 (=
1
jωC0
) also reduces and becomes comparable
to Rm for the 30 GHz resonator. Therefore at fs, about half
of the signal will flow to ground through C0, which will pose
higher driving requirements to build the oscillator.
From the foregoing discussions, some fundamental ques-
tions arise for utilizing on-chip MEMS resonators at mmWave
frequencies: 1) how to get 0° phase-shift, 2) how to avoid
signal loss and 3) is there any advantage in phase noise
and FoM as compared to conventional LC oscillators. These
questions are answered in sections IV and V.
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Fig. 4. (a) Shunt compensation, (b) series compensation, (c) impedance plots
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Fig. 5. (a) Shunt inductor compensated MEMS resonator, (b) impedance plot
showing parallel combination of RmLmCm and L0C0 branches, (c) QL vs
QRFT
IV. C0 COMPENSATION
In order to make φZAB = 0° at the frequency of interest
(f0), Im{ZAB} should be 0 at f0. Since ZAB is capacitive
near 30 GHz (Fig. 3(b)), it can be cancelled with an inductor in
series or shunt as shown in figures 4(a) and 4(b), respectively.
Phase and magnitude of the impedances of the two schemes
are plotted in figures 4(c) and 4(d), respectively, which show
that φZAB = 0° near 30 GHz. At resonance, scheme of Fig.
4(b) solves the problem of non-zero phase, however, it does
not solve the problem of signal loss to ground through C0.
Therefore shunt inductor compensation (Fig. 4(a)) is a better
choice to resonate out C0, which solves both the problems.
The shunt inductor (L0) compensated resonator can also
be thought of as a parallel combination of series RmLmCm
and the parallel L0C0 branches as shown in Fig. 5(a) with an
overall AC response shown in Fig. 5(b). Q-factor of on-chip
inductors (QL0 ) are usually limited (< 30), therefore Fig. 5(a)
exhibits a loaded Q-factor (QL). However, as shown in Fig.
5(b), the overall frequency response (green coloured) is gov-
erned by the high-Q motional branch near fs. Fig. 5(c) shows
QL as a function of MEMS resonator’s Q-factor (QRFT ) for
two values of QL0 - 10 and 20. As shown in the figure, for
lower values of QRFT (< 1000), there is a significant effect
of loading and QL is low. However, for QRFT > 1000 loading
reduces and for QRFT > 2000, QL ≈ QRFT . Therefore, as
long as QRFT > 2000, on-chip shunt inductor with inherent
low QL0 (≤ 20) will not cause any significant loading and
extremely low phase noise oscillators can be built. Phase noise
analysis and design technique for the oscillator are discussed
in the following section.
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Fig. 6. Impedance magnitude plot w.r.t frequency for cases with (a)
mismatched and (b) matched resonances of LmCm and L0C0 branches
V. PHASE NOISE ANALYSIS AND GENERAL DESIGN
TECHNIQUE FOR MMWAVE OSCILLATOR
For phase noise analysis, the oscillator with shunt-inductor
compensated MEMS resonator can be considered as an LC
feedback oscillator with the resonance characteristics as shown
in Fig. 5(b). Leeson’s proportionality defined in Eq. (5) can
be used to capture the phase noise (L{∆f}) of the oscillator
at an offset of ∆f with center frequency f0 [7].
L{∆f} = F 4kTRm
V 2OSC
(
f0
2QL∆f
)2
(5)
In Eq. (5) , F is the noise factor of oscillator, which is defined
as the total oscillator phase noise normalized to phase noise
due to the MEMS resonator loss (Rm), k is the Boltzmann’s
constant and T is the temperature in Kelvin.
A. Intuitive Analysis
As discussed in previous section, QL ≈ QRFT (for
QRFT > 2000). However, due to the parallel combination
of impedances, the shunt-inductor compensated resonator ex-
periences a reduced effective resistance (RRES) at resonance
given by Eq. (6).
RRES = Rm||(Q2L0 ×RL0) (6)
For a fixed bias current (IBIAS), reduced RRES decreases
both the oscillation amplitude (VOSC = IBIAS × RRES)
and the carrier power (Pc ∝ V 2OSC) in the current limited
regime. From (5), L{∆f} ∝ 1
Q2LPc
, which implies that high
QL will improve the phase noise whereas, reduced Pc will
degrade the phase noise. Therefore, overall phase noise can
improve if high value of QL dominates the reduced Pc. For
example, as compared to a parallel LC tank with Q-factor
of 20, with the shunt inductor compensated resonator with
QL = 2000, if Pc reduces by 20 dB due to reduced RRES ,
there will still be about 20 dB improvement in the phase
noise. However, in order to get the advantage of high QL
in phase noise improvement, the resonant frequency of L0C0
branch should match closely to fs. As shown in Fig. 6(a), if
there is significant mismatch, then due to the higher loop gain,
oscillator will work at frequency defined by L0C0 tank with
lower QL0 and hence will have a poor phase noise. Whereas,
if the two resonances are aligned (Fig. 6(b)) at fs, QL will be
equal to QRFT and very low phase noise can be obtained.
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Fig. 7. (a) Depiction of different noise sources in the circuit (b) active circuit
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B. Quantitative Analysis
As shown in Fig. 7(a), the oscillator has 3 major noise
sources- 1) Rm, 2) RL0 and 3) active part of the circuit
providing negative conductance for sustained oscillations (Fig.
7(b)). The fundamental minimum noise factor (Fmin) of the
oscillator is given by Eq. (7).
Fmin = 1 + FRL0 + FACTIV E (7)
where, FRL0 and FACTIV E are the noise factors due to RL0
and non-linear active circuit, respectively. FRL0 and FACTIV E
can be represented by expressions (8a) and (8b) extending the
definitions presented in [8] and [9] for an LC oscillator.
FRL0 =
RL0
Rm
(8a)
FACTIV E = γ
RRES
Rm
+ γ
4
9
gmbiasRm
(
RRES
Rm
)2
(8b)
where, gmbias is the transconductance of the tail current source
and γ is the channel noise coefficient of FET. By combining
expressions (7) and (8) and defining β = RRESRm we get Eq.
(9) shown below.
Fmin = 1 +
RL0
Rm
+ γβ + γ
4
9
gmbiasRmβ
2 (9)
Eq. (9) gives the fundamental minimum noise factor of
inductively compensated MEMS resonator based mmWave
oscillator. Eq. (9) along with Eq. (5) give important insights
about the design choices for oscillator. In order to reduce the
Fmin, lower values of RL0 and β are desirable. However, it
is also desirable to have highest possible QL and hence to
have maximum QL0 (=
ωL0
RL0
) to have least effect on QRFT as
discussed in section IV. From Eq. (6), β can be reduced by
choosing lower value of RL0 , however with limited QL0 , it
is only possible if L0 is reduced. This leads us to a general
suggestion to use a lower L0 with lower RL0 with highest
possible QL0 . This suggestion is counter intuitive as in LC
oscillators we try to maximize L0 such that higher oscillation
amplitude can be achieved and hence reduced phase noise.
As compared to LC oscillator, F increases for the proposed
shunt-inductor compensated MEMS based oscillator by a fac-
tor of RL0Rm , however,
F
Q2L
reduces considerably due to very high
QL of the resonator as discussed in section IV. Theoretical
minimum phase noise for 100% ideal oscillator (Fmin = 1)
can be estimated by considering noise due to Rm only. For Rm
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Fig. 8. (a) Oscillator schematic, (b) simulation results showing phase noise
(dBc/Hz) at 1 MHz offset near 30 GHz for different values of QRFT , while
considering noise due to Rm only
= 332 Ω, QRFT = 10K, VOSC = 300 mV, L0 = 250 pH, RL0 =
4.8 Ω, QL0 = 10, β = 0.6, the calculated phase noise is about
-159 dBc/Hz at 1 MHz offset for f0 = 30 GHz. For validating
the theoretical values, a cross-coupled oscillator is designed
in 14 nm GF technology (Fig. 8(a)). From simulations, while
keeping only the noise contribution of Rm ON and with the
same component values used in theoretical analysis, the phase
noise is about -157 dBc/Hz for QRFT = 10K, which matches
closely with the theoretical value.
FoM of an oscillator can be defined as follows:
FoM =
(
f0
∆f
)2
L{∆f}PDC [mW ] (10)
From equations (5) and (10) FoM for the shunt-inductor
compensated MEMS resonator based oscillator can be defined
as follows:
FoM =
Q2L
KTF
× V
2
OSC
RmPDC
× 10−3 (11)
Defining the power dissipated at output as POUT =
V 2OSC
2RRES
and oscillator efficiency as η = POUTPDC , Eq. (11) reduces to
FoM = 2βη
Q2L
KTF × 10−3. Theoretical maximum FoM of
100% efficient oscillator (η=1), with noise-less RL0 and noise-
less negative conductance (F=1), can be given by Eq. (12).
FoMmax = 176.8 + 20 logQL + 10 logβ (dBc/Hz) (12)
The value of FoMmax is about 250 dBc/Hz for the values
taken in the previous example to calculate theoretical mini-
mum phase noise, which is about 50 dB more than that for
the conventional LC oscillators [9].
C. General Design Technique for mmWave Oscillator with on-
chip MEMS Resonator
• Plot magnitude and phase of the impedance from the
electrical model of the on-chip MEMS resonator.
• Identify the value of shunt inductor (L0) to compensate
C0 taking into account the routing parasitics and buffer
load at the oscillator output node.
• In order to minimize RL0 and β, use minimum value of
L0 with highest possible QL0 for QRFT ≥ 2000. Use
additional MIM cap (Cfix) parallel to L0.
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Fig. 9. (a) Schematic of the proposed oscillator, (b) post layout simulation
results comparing phase noise of LC and the proposed oscillator, (c) phase
noise vs capacitance plot depicting sensitivity to resonance matching
• Use capacitor bank with very small unit size (≈ 1fF ) to
add frequency tunability to exactly resonate out C0 with
L0 at fs for the best phase noise performance.
• Use minimum gate length transistors for mmWave speed
and reduced area to implement the active negative con-
ductance required for the oscillator.
• For initial sizing of the active part, find minimum
transconductance using gm = 2RRES , current us-
ing IBIAS = VOSCRRES and then calculate W/L =
(gm)
2/2(IBIASµn,pCox). Simulate and modify the de-
sign as needed.
VI. IMPLEMENTATION AND SIMULATION RESULTS
Fig. 9(a) shows the schematic of the proposed shunt-
inductor compensated oscillator topology, which has been im-
plemented in 14 nm Global Foundry (GF) 12LPP technology
following the guidelines proposed in section V-C. A MOS
capacitor bank with unit size of Cb (≈ 1fF ) with a fixed
MIM capacitor (Cfix) of 10 fF is added in parallel with L0
to achieve a fine tuning of the tank for exact alignment of
L0C0 and the motional branch (RmLmCm) to achieve the
highest loaded QL. An inductor of 250 pH (Q ≈ 8) has
been used from the PDK to realize L0. Post-layout simulation
results (Fig. 9(b)) show that phase noise of the proposed
oscillator is −132 dBc/Hz at an offset of 1 MHz for the carrier
frequency of 30 GHz for QRFT = 10,000. Fig. 9(c) shows the
sensitivity of phase noise with respect to the non-alignment
of the two resonances. Capacitance at output is changed to
shift the L0C0 resonance frequency. As shown in the figure,
for about 6 fF variation in output capacitance, effect of high
QL is present and phase noise is < −120 dBc/Hz at 1 MHZ
offset. The proposed circuit consumes about 2 mW power
from 0.8 V supply and have a simulated FoM of 217 dBc/Hz.
As shown in table II, the proposed MEMS oscillator achieves
>25 dB improvement in the FoM, while consuming extremely
low power as compared to the other recently reported LC
oscillators.
CONCLUSIONS
In this work, insights to achieve fundamental limits of
phase noise in a mmWave oscillator circuit with high-Q on-
TABLE II
PERFORMANCE SUMMARY AND COMPARISON
Parameters [10] [11] [12] [13] This work
Measured/
Simulated
Measured Measured Measured Measured Simulated
Technology 65 nm
CMOS
65 nm
CMOS
28 nm
CMOS
135 nm
BiCMOS
14 nm
CMOS
Frequency 29.92 GHz 28 GHz 25.56 GHz 15 GHz 30 GHz
Resonator LC LC LC LC MEMS
Oscillator
Phase Noise
-112.3
dBc/Hz
> −110
dBc/Hz †
-102.4
dBc/Hz
-124
dBc/Hz
-132
dBc/Hz
(offset) (1 MHz) (1 MHz) (1 MHz) (1 MHz) (1 MHz)
Power 4 mW 17.5 mW 5.5 mW 72 mW 2 mW
FoM
(dBc/Hz)
189.8 187 183.3 189 217
Supply 0.48 V 0.65 V 0.9 V 3 V 0.8 V
†Taken from the graph in the paper., where −117 dBc/Hz is mentioned at 3 MHz
chip MEMS resonator with extremely small footprint have
been presented with detailed analysis. Following the analysis,
general oscillator design technique has been proposed while
providing solutions to the problems due to the high static
capacitance of high-Q on-chip MEMS resonator. To validate
the proposed analysis and low phase noise design method, a
30 GHz oscillator has been designed in 14 nm GF 12LPP tech-
nology. Post layout simulations show that 30 GHz oscillator
exhibits a phase noise of -132 dBc/Hz at 1 MHz offset, while
consuming 2 mW power from 0.8 V supply. The simulated
FoM of the oscillator is 217 dBc/Hz, which is >25 dB better
than the existing mmWave LC oscillators near 30 GHz.
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